Digital design with CPLD applications and VHDL / Robert K. Dueck.
Material type:![Text](/opac-tmpl/lib/famfamfam/BK.png)
- 9781401840303
- 621.395 DUE/Dig 22
- TK7872.L64 D84 2005
Item type | Current library | Call number | Status | Date due | Barcode | |
---|---|---|---|---|---|---|
![]() |
Goa University Library General Stacks | 621.395 DUE/Dig (Browse shelf(Opens below)) | Available | 142222 |
Browsing Goa University Library shelves, Shelving location: General Stacks Close shelf browser (Hides shelf browser)
![]() |
![]() |
![]() |
![]() |
![]() |
![]() |
![]() |
||
621.395 BIR/Ess Essential electronic design automation (EDA) / | 621.395 BIR/Ess Essential electronic design automation (EDA) / | 621.395 CIL/Adv Advanced Digital Design with the verilog HDL | 621.395 DUE/Dig Digital design with CPLD applications and VHDL / | 621.395 GAY/Amp Op.AMPS and Linear Integrated Circuits | 621.395 KUO-LIN Low-Voltage SOI, CMOS, VLSI Devices and Circuits | 621.395 MAR/Int Introduction to logic design |
Includes index.
There are no comments on this title.
Log in to your account to post a comment.